

UNITED STATES PATENT AND TRADEMARK OFFICE

	States Fateur and 1 fademark Office
Address	: COMMISSIONER FOR PATENTS
	P.O. Box 1450
	Alexandria, Virginia 22313-1450
	www.uspto.gov

APPLICATION NO.	FILIN	IG DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/024,178	12/21/2001		Jae Young Chung	2658-0277P 4389	
2292	7590	11/04/2005	EXAMINER		
		OLASCH & BIR	ERDEM, FAZLI		
PO BOX 747 FALLS CHURCH, VA 22040-0747				ART UNIT	PAPER NUMBER
				2826	

DATE MAILED: 11/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

* **		Application No.	Applicant(s)				
		10/024,178	CHUNG, JAE YOUNG				
Office Action Summary		Examiner	Art Unit				
		Fazli Erdem	2826				
	The MAILING DATE of this communication ap		<u> </u>				
Period for	or Reply						
THE - External control	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. In a period for reply specified above is less than thirty (30) days, a reput of the provided period for reply is specified above, the maximum statutory period period for reply within the set or extended period for reply will, by statut reply received by the Office later than three months after the mailing the patent term adjustment. See 37 CFR 1.704(b).		nely filed rs will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)[X]	Responsive to communication(s) filed on 22 /	August 2005					
· · ·		s action is non-final.					
3)	Since this application is in condition for allowa		osecution as to the merits is				
•—	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
· _	Claim(s) 1-21 is/are pending in the application	n ·					
1/63	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)🔯	☑ Claim(s) 1 is/are allowed.						
-	Claim(s) <u>2,3,8,9,12,13,20 and 21</u> is/are reject	red.					
	☑ Claim(s) <u>4-7,10,11 and 14-19</u> is/are objected to.						
8)	Claim(s) are subject to restriction and/	or election requirement.					
Applicat	ion Papers						
9)[The specification is objected to by the Examin	er.					
•	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
,—	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	The oath or declaration is objected to by the E	xaminer. Note the attached Office	Action or form PTO-152.				
Priority (under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea	nts have been received. Its have been received in Applicationity documents have been received au (PCT Rule 17.2(a)).	ion No ed in this National Stage				
* (See the attached detailed Office action for a list	t of the certified copies not receive	ed.				
Attachmen	• •						
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4) La Interview Summary Paper No(s)/Mail Da					
3) 🔲 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 er No(s)/Mail Date		Patent Application (PTO-152)				

Application/Control Number: 10/024,178 Page 2

Art Unit: 2826

DETAILED ACTION

Response to Arguments

Applicant's arguments filed 2/03/2005 have been fully considered but they are not persuasive. Lim et al. disclose a thin film transistor array substrate for liquid crystal display and a method for fabricating the same where in Fig. 9, two storage capacitors "M" and "N" are disposed between gate line 206 and capacitor electrode 216 formed above the gate line 206 where the gate line 206 is connected via contact holes 209 and 211 and connecting electrode 219 passing through storage capacitors "M" and "N" to the capacitor electrode 216.

Allowable Subject Matter

- 1. Claims 1 allowed.
- 2. Claims 4-7, 10, 11 and 14-19 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 2, 3, 8, 9, 12, 13, 20 and 21 rejected under 35 U.S.C. 102(e) as being anticipated by Lim et al. (6,448,579)

Art Unit: 2826

Regarding Claims 2, 12 and 13, Lim et al. disclose a thin film transistor array substrate for liquid crystal display and a method for fabricating the same where in Figs 8 and 9, two storage capacitors "M" and "N" are disposed between gate line 206 and capacitor electrode 216 formed above the gate line 206 where the gate line 206 is connected via contact holes 209 and 211 and connecting electrode 219 passing through storage capacitors "M" and "N" to the transparent conductive tin oxide capacitor electrode 216.

Regarding Claim 3, gate insulation film 214 provided on substrate 201, storage electrode 216 provided on the gate insulation film to overlap the gate line 206 and a protective layer 220 provided between the storage electrode 216 and the capacitor electrode 218.

Regarding Claims 8 and 9, electrode layer 218 acts as both the pixel electrode and the capacitor electrode.

Regarding Claim 20, Fig. 8, shows that gate line 206 is being connected to only one of the two storage capacitor electrodes.

Regarding Claim 21, capacitor electrode 216 is the uppermost electrode.

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Application/Control Number: 10/024,178

Art Unit: 2826

Conclusion

Page 4

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fazli Erdem whose telephone number is (571) 272-1914. The examiner can normally be reached on M - F 8:00 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

FE

October 20, 2005

NATHAN LELYNN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER OROCO